Dienst van SURF
© 2025 SURF
Background: Children with difficulties in listening and understanding speech despite normal peripheral hearing, can be diagnosed with the diagnosis Auditory Processing Disorder (A). However, there are doubts about the validity of this diagnosis. The aim of this study was to examine the relation between the listening difficulties of children between 8 and 12 years with suspected A and the attention, working memory, nonverbal intelligence and communication abilities of these children.Material and methods: In this case-control study we examined 10 children who reported listening difficulties in spite of normal peripheral hearing (3 referred by speech-language pathologist in the Northern Netherlands, 6 by an audiological center in the Southern Netherlands and one by parental concern) and 21 typically developing children (recruitment through word of mouth and by the website Taalexpert.nl), ages 8;0 to 12;0 years. The parents of all children completed three questionnaires about history, behavioral symptoms of ADHD, and communication skills (Children’s Communication Checklist). Teachers of the children completed the Children’s Auditory Processing Performance Scale (CHAPPS). Children were assessed for auditory processing abilities (speech-in-noise, filtered speech, binaural fusion, dichotic listening), nonverbal intelligence (Raven’s Coloured Progressive Matrices), and working memory (Clinical Evaluation of Language Fundamentals). Auditory and visual attention was studied with four behavioral tests of the WAFF battery of the Vienna Test System (Schuhfried).Results: Preliminary analysis shows no differences between groups on the auditory processing tests and nonverbal intelligence quotient. Children in the experimental group have poorer communication performance (parent report), poorer listening skills (teacher report), and poorer working memory and attention skills (behavioral tests).Conclusions: The results of this study showed that there is a difference between children with listening complaints and typically developing children, but that the problems are not specific to the auditory modality. There seems to be no evidence for the validity of an auditory deficit.
In this chapter we discuss the implications of our research in the wider context of current models of brain function, endeavoring to understand the consequences of score-dependence and improvisation in terms of the ‘predicting brain’, the dual-stream model of perception and action, the procedural-declarative model of learning and memory, ideomotor learning and sensorimotor mapping, and the implicit acquisition of hierarchical music syntax.
Neighborhood image processing operations on Field Programmable Gate Array (FPGA) are considered as memory intensive operations. A large memory bandwidth is required to transfer the required pixel data from external memory to the processing unit. On-chip image buffers are employed to reduce this data transfer rate. Conventional image buffers, implemented either by using FPGA logic resources or embedded memories are resource inefficient. They exhaust the limited FPGA resources quickly. Consequently, hardware implementation of neighborhood operations becomes expensive, and integrating them in resource constrained devices becomes unfeasible. This paper presents a resource efficient FPGA based on-chip buffer architecture. The proposed architecture utilizes full capacity of a single Xilinx BlockRAM (BRAM36 primitive) for storing multiple rows of input image. To get multiple pixels/clock in a user defined scan order, an efficient duty-cycle based memory accessing technique is coupled with a customized addressing circuitry. This accessing technique exploits switching capabilities of BRAM to read 4 pixels in a single clock cycle without degrading system frequency. The addressing circuitry provides multiple pixels/clock in any user defined scan order to implement a wide range of neighborhood operations. With the saving of 83% BRAM resources, the buffer architecture operates at 278 MHz on Xilinx Artix-7 FPGA with an efficiency of 1.3 clock/pixel. It is thus capable to fulfill real time image processing requirements for HD image resolution (1080 × 1920) @103 fcps.